Nicht aus der Schweiz? Besuchen Sie lehmanns.de
Computer Architecture for Scientists - Andrew A. Chien

Computer Architecture for Scientists

Principles and Performance

(Autor)

Buch | Hardcover
264 Seiten
2022
Cambridge University Press (Verlag)
978-1-316-51853-3 (ISBN)
CHF 87,25 inkl. MwSt
Rapidly growing cadres of sophisticated computing users need to understand how to exploit computing performance and the architecture of computers that give rise to it. With an accessible, principle-based approach, this book offers a high-level view of the four key pillars of performance. Ideal for computer, data, or social scientists and engineers.
The dramatic increase in computer performance has been extraordinary, but not for all computations: it has key limits and structure. Software architects, developers, and even data scientists need to understand how exploit the fundamental structure of computer performance to harness it for future applications. Ideal for upper level undergraduates, Computer Architecture for Scientists covers four key pillars of computer performance and imparts a high-level basis for reasoning with and understanding these concepts: Small is fast – how size scaling drives performance; Implicit parallelism – how a sequential program can be executed faster with parallelism; Dynamic locality – skirting physical limits, by arranging data in a smaller space; Parallelism – increasing performance with teams of workers. These principles and models provide approachable high-level insights and quantitative modelling without distracting low-level detail. Finally, the text covers the GPU and machine-learning accelerators that have become increasingly important for mainstream applications.

Andrew A. Chien is William Eckhardt Professor at the University of Chicago, Director of the CERES Center for Unstoppable Computing, and a Senior Scientist at Argonne National Laboratory. Since 2017, he has served as Editor-in-Chief of the Communications of the ACM. He is currently a member of the National Science Foundation's CISE Directorate Advisory Board. Chien is a global research leader in parallel computing, computer architecture, clusters, and cloud computing, and has received numerous awards for his research. In 1994 he was named a National Science Foundation Young Investigator. Dr. Chien served as Vice President of Research at Intel Corporation from 2005-2010, and on advisory boards for the National Science Foundation, Department of Energy, Japan RWCP, and distinguished universities such as Stanford, UC Berkeley, EPFL, and the University of Washington. From 1998-2005, he was SAIC Chair Professor at UCSD, and prior to that, a professor at the University of Illinois. Dr. Chien is a Fellow of the ACM, Fellow of the IEEE, and Fellow of the AAAS, and earned his PhD, MS, and BS from the Massachusetts Institute of Technology.

Preface; 1. Computing and the transformation of society; 2. Instruction sets, software, and instruction execution; 3. Processors: small is fast and scaling; 4. Sequential abstraction, but parallel implementation; 5. Memories: exploiting dynamic locality; 6. The general-purpose computer; 7. Beyond sequential: parallelism in multi-core and the Cloud; 8. Accelerators: customized architectures for performance; 9. Computing performance: past, present, and future; References, Index.

Erscheinungsdatum
Zusatzinfo Worked examples or Exercises
Verlagsort Cambridge
Sprache englisch
Maße 174 x 250 mm
Gewicht 640 g
Themenwelt Mathematik / Informatik Informatik Theorie / Studium
Informatik Weitere Themen Hardware
ISBN-10 1-316-51853-1 / 1316518531
ISBN-13 978-1-316-51853-3 / 9781316518533
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
entwickle, drucke und baue deine DIY-Objekte

von Stephan Regele

Buch | Hardcover (2023)
Hanser, Carl (Verlag)
CHF 48,95