SystemVerilog Assertions and Functional Coverage

Guide to Language, Methodology and Applications

Ashok B. Mehta (Autor)

Buch | Hardcover

356 Seiten

2013
Springer-Verlag New York Inc.
978-1-4614-7323-7 (ISBN)

Infos

This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage.  Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’.  Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects.  Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby drastically reducing their time to design and debug.

Autor

Ashok Mehta is a senior manager in TSMC's CPU/SoC Architecture and Methodology group working on System and 3DIC design projects. In the past, Ashok worked in engineering and management positions at DEC, Data General, Intel and AMCC. He has extensive experience in Design/Verification of complex SoC and Processor devices. He holds nine US patents on ESL and 3DIC designs. Ashok holds a MSEE from University of Missouri.

Inhalt

Introduction.- System Verilog Assertions.- Immediate Assertions.- Concurrent Assertions – Basics (sequence, property, assert).- Sampled Value Functions   $rose, $fell.- Operators.- System Functions and Tasks.- Multiple clocks.- Local Variables.- Recursive property.- Detecting and using endpoint of a sequence.- ‘expect’.- ‘assume’ and formal (static functional) verification.- Other important topics.- Asynchronous Assertions !!!.- IEEE-1800–2009 Features.- SystemVerilog Assertions LABs.- System Verilog Assertions – LAB Answers.- Functional Coverage.- Performance Implications of coverage methodology.- Coverage Options (Reference material).

Produkt-Details

• Zusatzinfo: XXXIII, 356 p.
• Verlagsort: New York, NY
• Sprache: englisch
• Maße: 155 x 235 mm
• Themenwelt: Mathematik / Informatik ► Informatik ► Theorie / Studium
• Themenwelt: Technik ► Elektrotechnik / Energietechnik
• Schlagworte: Assertion Based Verifiction • Design Debug • Functional Hardware verification • IEEE 1800 SystemVerilog • System-on-Chip Design • System-on-Chip verification • SystemVerilog • SystemVerilog Assertions • SystemVerilog Functional Coverage • Testbench Development
• ISBN-10: 1-4614-7323-3 / 1461473233
• ISBN-13: 978-1-4614-7323-7 / 9781461473237
• Zustand: Neuware