Nicht aus der Schweiz? Besuchen Sie lehmanns.de

Transactions on High-Performance Embedded Architectures and Compilers III

Per Stenström (Herausgeber)

Buch | Softcover
XIV, 299 Seiten
2011 | 2011
Springer Berlin (Verlag)
978-3-642-19447-4 (ISBN)
CHF 104,80 inkl. MwSt
  • Versand in 10-15 Tagen
  • Versandkostenfrei
  • Auch auf Rechnung
  • Artikel merken
Transactions on HiPEAC collects 14 research papers in computer architecture and compilation methods for high-performance embedded computer systems, from conferences including HiPEAC 2008, the 8th MEDEA Workshop, 2007 and the first MULTIPROG, 2008.
Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This third issue contains 14 papers carefully reviewed and selected out of numerous submissions and is divided into four sections. The first section contains the top four papers from the Third International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2008, held in Göteborg, Sweden, in January 2008. The second section consists of four papers from the 8th MEDEA Workshop held in conjunction with PACT 2007 in Brasov, Romania, in September 2007. The third section contains two regular papers and the fourth section provides a snapshot from the First Workshop on Programmability Issues for Multicore Computers, MULTIPROG, held in conjunction with HiPEAC 2008.
Erscheint lt. Verlag 23.2.2011
Reihe/Serie Lecture Notes in Computer Science
Transactions on High-Performance Embedded Architectures and Compilers
Zusatzinfo XIV, 299 p. 171 illus., 66 illus. in color.
Verlagsort Berlin
Sprache englisch
Maße 155 x 235 mm
Themenwelt Mathematik / Informatik Informatik Netzwerke
Mathematik / Informatik Informatik Programmiersprachen / -werkzeuge
Informatik Theorie / Studium Algorithmen
Informatik Theorie / Studium Compilerbau
Informatik Weitere Themen Hardware
Schlagworte application specific systems • dynamic cache partitioning • dynamic compilation • Embedded computing • Embedded Systems • High Performance Computing • memory hierarchies • memory systems • multicore systems • Parallelization • power-aware systems design • Processor Architectures • program analysis • Program Optimization • reconfigurable architectures • Supercomputing • transactional memory • Virtual machine
ISBN-10 3-642-19447-8 / 3642194478
ISBN-13 978-3-642-19447-4 / 9783642194474
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
IT zum Anfassen für alle von 9 bis 99 – vom Navi bis Social Media

von Jens Gallenbacher

Buch | Softcover (2021)
Springer (Verlag)
CHF 41,95
Interlingua zur Gewährleistung semantischer Interoperabilität in der …

von Josef Ingenerf; Cora Drenkhahn

Buch | Softcover (2023)
Springer Fachmedien (Verlag)
CHF 46,15