Nicht aus der Schweiz? Besuchen Sie lehmanns.de
Networks on Chip -

Networks on Chip

Axel Jantsch, Hannu Tenhunen (Herausgeber)

Buch | Softcover
303 Seiten
2010 | Softcover reprint of hardcover 1st ed. 2003
Springer-Verlag New York Inc.
978-1-4419-5344-5 (ISBN)
CHF 224,65 inkl. MwSt
  • Versand in 10-15 Tagen
  • Versandkostenfrei
  • Auch auf Rechnung
  • Artikel merken
As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation.

System Design and Methodology.- Will Networks on Chip Close the Productivity Gap?.- A Design Methodology for NOC-Based Systems.- Mapping Concurrent Applications onto Architectural Platforms.- Guaranteeing the Quality of Services in Networks on Chip.- Hardware and Basic Infrastructure.- On Packet Switched Networks for On-Chip Communication.- Energy-Reliability trade-Off for NoCs.- Testing Strategies for Networks on Chip.- Clocking Strategies for Networks-on-Chip.- A Parallel Computer as a NOC Region.- An IP-Based On-Chip Packet-Switched Network.- Software and Application Interfaces.- Beyond the Von Neumann Machine.- NoC Application Programming Interfaces.- Multi-Level Software Validation for NoC.- Software for Multiprocessor Networks on Chip.

Erscheint lt. Verlag 5.11.2010
Zusatzinfo VIII, 303 p.
Verlagsort New York, NY
Sprache englisch
Maße 155 x 235 mm
Themenwelt Mathematik / Informatik Informatik Betriebssysteme / Server
Mathematik / Informatik Informatik Netzwerke
Informatik Theorie / Studium Künstliche Intelligenz / Robotik
Informatik Weitere Themen CAD-Programme
ISBN-10 1-4419-5344-2 / 1441953442
ISBN-13 978-1-4419-5344-5 / 9781441953445
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
Eine kurze Geschichte der Informationsnetzwerke von der Steinzeit bis …

von Yuval Noah Harari

Buch | Hardcover (2024)
Penguin (Verlag)
CHF 39,20