Fault-Tolerance Techniques for SRAM-Based FPGAs

Fernanda Lima Kastensmidt, Ricardo Reis (Autoren)

Buch | Hardcover

184 Seiten

2006
Springer-Verlag New York Inc.
978-0-387-31068-8 (ISBN)

Infos

Fault-tolerance in integrated circuits is not an exclusive concern regarding space designers or highly-reliable application engineers. Rather, designers of next generation products must cope with reduced margin noises due to technological advances. The continuous evolution of the fabrication technology process of semiconductor components, in terms of transistor geometry shrinking, power supply, speed, and logic density, has significantly reduced the reliability of very deep submicron integrated circuits, in face of the various internal and external sources of noise. The very popular Field Programmable Gate Arrays, customizable by SRAM cells, are a consequence of the integrated circuit evolution with millions of memory cells to implement the logic, embedded memories, routing, and more recently with embedded microprocessors cores. These re-programmable systems-on-chip platforms must be fault-tolerant to cope with present days requirements. This book discusses fault-tolerance techniques for SRAM-based Field Programmable Gate Arrays (FPGAs). It starts by showing the model of the problem and the upset effects in the programmable architecture. In the sequence, it shows the main fault tolerance techniques used nowadays to protect integrated circuits against errors. A large set of methods for designing fault tolerance systems in SRAM-based FPGAs is described. Some presented techniques are based on developing a new fault-tolerant architecture with new robustness FPGA elements. Other techniques are based on protecting the high-level hardware description before the synthesis in the FPGA. The reader has the flexibility of choosing the most suitable fault-tolerance technique for its project and to compare a set of fault tolerant techniques for programmable logic applications.

Inhalt

Radiation Effects in Integrated Circuits.- Single Event Upset (SEU) Mitigation Techniques.- Architectural SEU Mitigation Techniques.- High-Level SEU Mitigation Techniques.- Triple Modular Redundancy (TMR) Robustness.- Designing and Testing a TMR Micro-Controller.- Reducing TMR Overheads: Part I.- Reducing TMR Overheads: Part II.- Final Remarks.

Produkt-Details

• Erscheint lt. Verlag: 14.6.2006
• Reihe/Serie: Frontiers in Electronic Testing ; 32
• Zusatzinfo: XVI, 184 p.
• Verlagsort: New York, NY
• Sprache: englisch
• Maße: 210 x 297 mm
• Themenwelt: Technik ► Elektrotechnik / Energietechnik
• ISBN-10: 0-387-31068-1 / 0387310681
• ISBN-13: 978-0-387-31068-8 / 9780387310688
• Zustand: Neuware