Systemverilog for Design
A Guide to Using Systemverilog for Hardware Design and Modeling
Seiten
2003
Springer-Verlag New York Inc.
978-1-4020-7530-8 (ISBN)
Springer-Verlag New York Inc.
978-1-4020-7530-8 (ISBN)
- Titel erscheint in neuer Auflage
- Artikel merken
SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). This book addresses the first aspect of the SystemVerilog extensions to Verilog. It presents important modeling features such as two-state data types, enumerated types, user-defined types, structures, unions, and interfaces.
SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs. This book, "SystemVerilog for Design", addresses the first aspect of the SystemVerilog extensions to Verilog. Important modeling features are presented, such as two-state data types, enumerated types, user-defined types, structures, unions, and interfaces. Emphasis is placed on the proper usage of these enhancements for simulation and synthesis. A companion to this book, "SystemVerilog for Verification", covers the second aspect of SystemVerilog.
SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs. This book, "SystemVerilog for Design", addresses the first aspect of the SystemVerilog extensions to Verilog. Important modeling features are presented, such as two-state data types, enumerated types, user-defined types, structures, unions, and interfaces. Emphasis is placed on the proper usage of these enhancements for simulation and synthesis. A companion to this book, "SystemVerilog for Verification", covers the second aspect of SystemVerilog.
| Zusatzinfo | Illustrations |
|---|---|
| Verlagsort | New York, NY |
| Sprache | englisch |
| Maße | 165 x 241 mm |
| Gewicht | 807 g |
| Einbandart | gebunden |
| Themenwelt | Mathematik / Informatik ► Informatik ► Theorie / Studium |
| Informatik ► Weitere Themen ► Hardware | |
| Technik ► Elektrotechnik / Energietechnik | |
| ISBN-10 | 1-4020-7530-8 / 1402075308 |
| ISBN-13 | 978-1-4020-7530-8 / 9781402075308 |
| Zustand | Neuware |
| Haben Sie eine Frage zum Produkt? |
Mehr entdecken
aus dem Bereich
aus dem Bereich
entwickle, drucke und baue deine DIY-Objekte
Buch | Hardcover (2023)
Hanser, Carl (Verlag)
CHF 48,95
